## DATA SHEET

## 74LVC374A

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

## Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

## FEATURES

- 5 V tolerant inputs/outputs; for interfacing with 5 V logic
- Wide supply voltage range from 1.2 to 3.6 V
- Inputs accept voltages up to 5.5 V
- CMOS low power consumption
- Direct interface with TTL levels
- High-impedance when $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$
- 8-bit positive edge-triggered register
- Independent register and 3-state buffer operation
- Complies with JEDEC standard no. 8-1A
- ESD protection:

HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V.

- Specified from -40 to $+85^{\circ} \mathrm{C}$ and -40 to $+125^{\circ} \mathrm{C}$.


## DESCRIPTION

The 74LVC374A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families

Inputs can be driven from either 3.3 or 5 V devices. In 3 -state operation, outputs can handle 5 V . This feature allows the use of these devices as translators in a mixed 3.3 and 5 V environment.

The 74LVC374A is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications. A clock input (CP) and an outputs enable input ( $\overline{\mathrm{OE}}$ ) are common to all flip-flops.

The eight flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition.

When pin OE is LOW, the contents of the eight flip-flops is available at the outputs. When pin $\overline{\mathrm{OE}}$ is HIGH, the outputs go to the high-impedance OFF-state. Operation of the $\overline{\mathrm{OE}}$ input does not affect the state of the flip-flops.

The 74LVC374A is functionally identical to the 74LVC574A, but the 74LVC574A has a different pin arrangement.

QUICK REFERENCE DATA
GND $=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.

| SYMBOL | PARAMETER | CONDITIONS | TYPICAL | UNIT |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {PHL }} / \mathrm{t}_{\text {PLH }}$ | propagation delay CP to Qn | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | 2.7 | ns |
| $\mathrm{f}_{\max }$ | maximum clock frequency |  | 100 | MHz |
| $\mathrm{C}_{\mathrm{I}}$ | input capacitance |  | 4.0 | pF |
| $\mathrm{C}_{\text {PD }}$ | power dissipation capacitance per gate | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} ;$ notes 1 and 2 | 15 | pF |

## Notes

1. $C_{P D}$ is used to determine the dynamic power dissipation ( $P_{D}$ in $\mu \mathrm{W}$ ).
$P_{D}=C_{P D} \times V_{C C}{ }^{2} \times f_{i} \times N+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{o}\right)$ where:
$\mathrm{f}_{\mathrm{i}}=$ input frequency in MHz ;
$\mathrm{f}_{\mathrm{o}}=$ output frequency in MHz ;
$C_{\mathrm{L}}=$ output load capacitance in pF;
$\mathrm{V}_{\mathrm{CC}}=$ supply voltage in Volts;
$\mathrm{N}=$ total load switching outputs;
$\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)=$ sum of the outputs.
2. The condition is $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$.

Octal D-type flip-flop with 5 V tolerant inputs/outputs;

## FUNCTION TABLE

See note 1.

| OPERATING MODE | INPUT |  |  | INTERNAL | OUTPUT |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { OE }}$ | $\mathbf{C P}$ | $\mathbf{D n}$ |  | Qn |
| Load and read <br> register | L | $\uparrow$ | l | L | L |
|  | L | $\uparrow$ | h | H | H |
|  | H | H | l | L | Z |

## Note

1. $\mathrm{H}=\mathrm{HIGH}$ voltage level;
$h=$ HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition;
L = LOW voltage level;
I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition;
Z = high-impedance OFF-state;
$\uparrow=$ LOW-to-HIGH clock transition.

ORDERING INFORMATION

| TYPE NUMBER | PACKAGE |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | TEMPERATURE <br> RANGE | PINS | PACKAGE | MATERIAL | CODE |
|  | -40 to $+125^{\circ} \mathrm{C}$ | 20 | SO20 | plastic | SOT163-1 |
| 74LVC374ADB | -40 to $+125^{\circ} \mathrm{C}$ | 20 | SSOP20 | plastic | SOT339-1 |
| 74LVC374APW | -40 to $+125^{\circ} \mathrm{C}$ | 20 | TSSOP20 | plastic | SOT360-1 |
| 74LVC374ABQ | -40 to $+125^{\circ} \mathrm{C}$ | 20 | DHVQFN20 | plastic | SOT764-1 |

PINNING

| PIN | SYMBOL | DESCRIPTION |
| :---: | :--- | :--- |
| 1 | $\overline{O E}$ | output enable input (active LOW) |
| 2 | Q0 | 3-state flip-flop output |
| 3 | D0 | data input |
| 4 | D1 | data input |
| 5 | Q1 | 3-state flip-flop output |
| 6 | Q2 | 3-state flip-flop output |
| 7 | D2 | data input |
| 8 | D3 | data input |
| 9 | Q3 | 3-state flip-flop output |
| 10 | GND | ground (0 V) |


| PIN | SYMBOL | DESCRIPTION |
| :---: | :--- | :--- |
| 11 | CP | clock input (LOW-to-HIGH, <br> edge-triggered) |
| 12 | Q4 | 3-state flip-flop output |
| 13 | D4 | data input |
| 14 | D5 | data input |
| 15 | Q5 | 3-state flip-flop output |
| 16 | Q6 | 3-state flip-flop output |
| 17 | D6 | data input |
| 18 | D7 | data input |
| 19 | Q7 | 3-state flip-flop output |
| 20 | V $_{\text {CC }}$ | supply voltage |

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

Fig. 1 Pin configuration SO20 and (T)SSOP20.

(1) The die substrate is attached to this pad using conductive die attach material. It can not be used as a supply pin or input.

Fig. 2 Pin configuration DHVQFN20.

Fig. 3 Logic symbol.

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state


Fig. 5 Functional diagram.


Fig. 6 Logic diagram.

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{CC}}$ | supply voltage | for maximum speed performance | 2.7 | 3.6 | V |
|  |  | for low-voltage applications | 1.2 | 3.6 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | input voltage |  | 0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{O}}$ | output voltage | output HIGH or LOW state | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
|  |  | output 3-state | 0 | 5.5 | V |
| $\mathrm{~T}_{\mathrm{amb}}$ | operating ambient temperature | in free air | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | input rise and fall times | $\mathrm{V}_{\mathrm{CC}}=1.2$ to 2.7 V | 0 | 20 | $\mathrm{~ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7$ to 3.6 V | 0 | 10 | $\mathrm{~ns} / \mathrm{V}$ |

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V ).

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{CC}}$ | supply voltage |  | -0.5 | +6.5 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | input diode current | $\mathrm{V}_{\mathrm{I}}<0$ | - | -50 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | input voltage | note 1 | -0.5 | +6.5 | V |
| $\mathrm{I}_{\mathrm{OK}}$ | output diode current | $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{O}}<0$ | - | $\pm 50$ | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | output voltage | output HIGH or LOW state; note 1 | -0.5 | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V |
|  |  | output 3-state; note 1 | -0.5 | +6.5 | V |
| $\mathrm{I}_{\mathrm{O}}$ | output source or sink current | $\mathrm{V}_{\mathrm{O}}=0$ to $\mathrm{V}_{\mathrm{CC}}$ | - | $\pm 50$ | mA |
| $\mathrm{I}_{\mathrm{CC}}, \mathrm{I}_{\mathrm{GND}}$ | $\mathrm{V}_{\mathrm{CC}}$ or GND current |  | - | $\pm 100$ | mA |
| $\mathrm{~T}_{\text {stg }}$ | storage temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {tot }}$ | power dissipation | $\mathrm{T}_{\mathrm{amb}}=-40$ to $+125^{\circ} \mathrm{C} ;$ note 2 | - | 500 | mW |

## Notes

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. For SO20 packages: above $70^{\circ} \mathrm{C}$ derate linearly with $8 \mathrm{~mW} / \mathrm{K}$.

For SSOP20 and TSSOP20 packages: above $60^{\circ} \mathrm{C}$ derate linearly with $5.5 \mathrm{~mW} / \mathrm{K}$.
For DHVQFN20 packages: above $60^{\circ} \mathrm{C}$ derate linearly with $4.5 \mathrm{~mW} / \mathrm{K}$.

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

## DC CHARACTERISTICS

At recommended operating conditions; voltages are referenced to GND (ground = 0 V ).

| SYMBOL | PARAMETER | TEST COND | ONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | OTHER | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ |  |  |  |  |
| $\mathrm{T}_{\text {amb }}=\mathbf{- 4 0}$ to +85 ${ }^{\circ} \mathrm{C}$; note 1 |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | 1.2 | $\mathrm{V}_{\text {CC }}$ | - | - | V |
|  |  |  | 2.7 to 3.6 | 2.0 | - | - | V |
| VIL | LOW-level input voltage |  | 1.2 | - | - | GND | V |
|  |  |  | 2.7 to 3.6 | - | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{O}}=-100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{O}}=-12 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{O}}=-18 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{O}}=-24 \mathrm{~m} \end{aligned}$ | $\begin{aligned} & 2.7 \text { to } 3.6 \\ & 2.7 \\ & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & V_{C C}-0.2 \\ & V_{C C}-0.5 \\ & V_{C C}-0.6 \\ & V_{C C}-0.8 \end{aligned}$ |  |  | $\begin{array}{\|l} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \end{array}$ |
| $\mathrm{V}_{\text {OL }}$ | LOW-level output voltage | $\begin{array}{r} \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ \mathrm{I}_{\mathrm{O}}=100 \mu \mathrm{~A} \\ \mathrm{I}_{\mathrm{O}}=12 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{O}}=24 \mathrm{~mA} \end{array}$ | $\begin{array}{\|l} \hline 2.7 \text { to } 3.6 \\ 2.7 \\ 3.0 \\ \hline \end{array}$ | $-$ | $\left.\right\|_{-} ^{-}$ | $\begin{array}{\|l\|} \hline 0.20 \\ 0.40 \\ 0.55 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \hline \end{array}$ |
| $\mathrm{I}_{\mathrm{LI}}$ | input leakage current | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ or GND | 3.6 | - | $\pm 0.1$ | $\pm 5$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | 3-state output OFF-state current | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} ; \\ & \mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V} \text { or } \mathrm{GND} \end{aligned}$ | 3.6 | - | $\pm 0.1$ | $\pm 5$ | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {off }}$ | power-off leakage supply | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ | 0.0 | - | $\pm 0.1$ | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | quiescent supply current | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} ; \\ & \mathrm{I}_{\mathrm{O}}=0 \end{aligned}$ | 3.6 | - | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}_{\mathrm{CC}}$ | additional quiescent supply current per input pin | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{O}}=0 \end{aligned}$ | 2.7 to 3.6 | - | 5 | 500 | $\mu \mathrm{A}$ |

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | OTHER | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ |  |  |  |  |
| $\mathrm{T}_{\text {amb }}=\mathbf{- 4 0}$ to $+125{ }^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | 1.2 | $\mathrm{V}_{\mathrm{CC}}$ | - | - | V |
|  |  |  | 2.7 to 3.6 | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | 1.2 | - | - | GND | V |
|  |  |  | 2.7 to 3.6 | - | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\begin{aligned} \mathrm{V}_{\mathrm{I}} & \mathrm{~V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ \mathrm{I}_{\mathrm{O}} & =-100 \mu \mathrm{~A} \\ \mathrm{I}_{\mathrm{O}} & =-12 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{O}} & =-18 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{O}} & =-24 \mathrm{ma} \end{aligned}$ | $\begin{array}{\|l} 2.7 \text { to } 3.6 \\ 2.7 \\ 3.0 \\ 3.0 \\ \hline \end{array}$ | $\begin{aligned} & V_{C C}-0.3 \\ & V_{C C}-0.65 \\ & V_{C C}-0.75 \\ & V_{C C}-1 \\ & \hline \end{aligned}$ | $\left\lvert\, \begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}\right.$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\begin{array}{r} \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ \mathrm{I}_{\mathrm{O}}=100 \mu \mathrm{~A} \\ \mathrm{I}_{\mathrm{O}}=12 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{O}}=24 \mathrm{~mA} \end{array}$ | $\begin{array}{\|l} \hline 2.7 \text { to } 3.6 \\ 2.7 \\ 3.0 \\ \hline \end{array}$ |  |  | $\begin{array}{\|l\|} \hline 0.3 \\ 0.6 \\ 0.8 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{LI}}$ | input leakage current | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ or GND | 3.6 | - | - | $\pm 20$ | $\mu \mathrm{A}$ |
| l OZ | 3-state output OFF-state current | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} ; \\ & \mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V} \text { or } \mathrm{GND} \end{aligned}$ | 3.6 | - | - | $\pm 20$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {off }}$ | power-off leakage supply | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ | 0.0 | - | - | $\pm 20$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | quiescent supply current | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} ; \\ & \mathrm{I}_{\mathrm{O}}=0 \end{aligned}$ | 3.6 | - | - | 40 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}_{\mathrm{CC}}$ | additional quiescent supply current per input pin | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{O}}=0 \end{aligned}$ | 2.7 to 3.6 | - | - | 5000 | $\mu \mathrm{A}$ |

## Note

1. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

## AC CHARACTERISTICS

$\mathrm{GND}=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=500 \Omega$.

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | WAVEFORM | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ |  |  |  |  |
| $\mathrm{T}_{\text {amb }}=-40$ to $+85{ }^{\circ} \mathrm{C}$; note 1 |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PHL }} / \mathrm{t}_{\text {PLH }}$ | propagation delay CP to Qn | Figs 7 and 10 | 1.2 | - | 16 | - | ns |
|  |  |  | 2.7 | 1.5 | 2.9 | 8.0 | ns |
|  |  |  | 3.0 to 3.6 | 1.5 | 2.7 | 7.0 | ns |
| $\mathrm{t}_{\text {PZH }} / \mathrm{t}_{\text {PZL }}$ | 3-state output enable time $\overline{O E}$ to Qn | Figs 8 and 10 | 1.2 | - | 19 | - | ns |
|  |  |  | 2.7 | 1.5 | 4.1 | 8.5 | ns |
|  |  |  | 3.0 to 3.6 | 1.5 | 3.4 | 7.5 | ns |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PLZ }}$ | 3-state output disable time $\overline{\mathrm{OE}}$ to Qn | Figs 8 and 10 | 1.2 | - | 8.0 | - | ns |
|  |  |  | 2.7 | 1.5 | 2.7 | 7.0 | ns |
|  |  |  | 3.0 to 3.6 | 1.5 | 2.4 | 6.0 | ns |
| tw | clock pulse width HIGH or LOW | Fig. 7 | 1.2 | - | - | - | ns |
|  |  |  | 2.7 | 3.0 | - | - | ns |
|  |  |  | 3.0 to 3.6 | 3.0 | 1.5 | - | ns |
| $\mathrm{t}_{\text {su }}$ | set-up time Dn to CP | Fig. 9 | 1.2 | - | - | - | ns |
|  |  |  | 2.7 | 2.0 | - | - | ns |
|  |  |  | 3.0 to 3.6 | 2.0 | 0 | - | ns |
| $\mathrm{th}_{\mathrm{h}}$ | hold time Dn to CP | Fig. 9 | 1.2 | - | - | - | ns |
|  |  |  | 2.7 | 1.5 | - | - | ns |
|  |  |  | 3.0 to 3.6 | 1.5 | 0.6 | - | ns |
| $\mathrm{f}_{\text {max }}$ | maximum clock frequency | Fig. 7 | 1.2 | - | - | - | MHz |
|  |  |  | 2.7 | 80 | - | - | MHz |
|  |  |  | 3.0 to 3.6 | 100 | - | - | MHz |
| $\mathrm{t}_{\text {sk(0) }}$ | skew | note 2 | 3.0 to 3.6 | - | - | 1.0 | ns |

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

| SYMBOL | PARAMETER | TEST CONDITIONS |  | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | WAVEFORM | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ |  |  |  |  |
| $\mathrm{T}_{\text {amb }}=-40$ to $+125{ }^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PHL }} / \mathrm{t}_{\text {PLH }}$ | propagation delay CP to Qn | Figs 7 and 10 | 1.2 | - | - | - | ns |
|  |  |  | 2.7 | 1.5 | - | 10.0 | ns |
|  |  |  | 3.0 to 3.6 | 1.5 | - | 9.0 | ns |
| $\mathrm{t}_{\text {PZH }} / \mathrm{t}_{\text {PZL }}$ | 3-state output enable time $\overline{O E}$ to Qn | Figs 8 and 10 | 1.2 | - | - | - | ns |
|  |  |  | 2.7 | 1.5 | - | 11.0 | ns |
|  |  |  | 3.0 to 3.6 | 1.5 | - | 9.5 | ns |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PLZ }}$ | 3-state output disable time $\overline{O E}$ to Qn | Figs 8 and 10 | 1.2 | - | - | - | ns |
|  |  |  | 2.7 | 1.5 | - | 9.0 | ns |
|  |  |  | 3.0 to 3.6 | 1.5 | - | 7.5 | ns |
| tw | clock pulse width HIGH or LOW | Fig. 7 | 1.2 | - | - | - | ns |
|  |  |  | 2.7 | 4.5 | - | - | ns |
|  |  |  | 3.0 to 3.6 | 4.5 | - | - | ns |
| $\mathrm{t}_{\text {su }}$ | set-up time Dn to CP | Fig. 9 | 1.2 | - | - | - | ns |
|  |  |  | 2.7 | 2.0 | - | - | ns |
|  |  |  | 3.0 to 3.6 | 2.0 | - | - | ns |
| $\mathrm{th}_{\mathrm{h}}$ | hold time Dn to CP | Fig. 9 | 1.2 | - | - | - | ns |
|  |  |  | 2.7 | 1.5 | - | - | ns |
|  |  |  | 3.0 to 3.6 | 1.5 | - | - | ns |
| $\mathrm{f}_{\text {max }}$ | maximum clock frequency | Fig. 7 | 1.2 | - | - | - | MHz |
|  |  |  | 2.7 | 64 | - | - | MHz |
|  |  |  | 3.0 to 3.6 | 80 | - | - | MHz |
| $\mathrm{t}_{\text {sk(0) }}$ | skew | note 2 | 3.0 to 3.6 | - | - | 1.5 | ns |

## Notes

1. All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
2. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

## Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

## AC WAVEFORMS



[^0]Fig. 7 Clock (CP) to output (Qn) propagation delays, the clock pulse width, output transition times and the maximum clock pulse frequency.

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

$\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}} \geq 2.7 \mathrm{~V}$;
$\mathrm{V}_{\mathrm{M}}=0.5 \mathrm{~V}_{\mathrm{CC}}$ at $\mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$;
$\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ are the typical output voltage drop that occur with the output load.
The shaded areas indicate when the input is permitted to change for predicable output performance.
Fig. 9 Data setup and hold times for the Dn input to the CP input.

## Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state



Fig. 10 Load circuitry for switching times.

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

## PACKAGE OUTLINES

SO20: plastic small outline package; 20 leads; body width 7.5 mm
SOT163-1


DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | $\begin{gathered} \mathrm{A} \\ \max . \end{gathered}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $\mathrm{D}^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | Q | v | w | y | $\mathrm{Z}^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2.65 | $\begin{aligned} & 0.3 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 2.45 \\ & 2.25 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.49 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.32 \\ & 0.23 \end{aligned}$ | $\begin{aligned} & 13.0 \\ & 12.6 \end{aligned}$ | $\begin{aligned} & 7.6 \\ & 7.4 \end{aligned}$ | 1.27 | $\begin{aligned} & 10.65 \\ & 10.00 \end{aligned}$ | 1.4 | $\begin{aligned} & 1.1 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.0 \end{aligned}$ | 0.25 | 0.25 | 0.1 | $\begin{aligned} & 0.9 \\ & 0.4 \end{aligned}$ | $8^{\circ}$ |
| inches | 0.1 | $\begin{aligned} & 0.012 \\ & 0.004 \end{aligned}$ | $\begin{aligned} & 0.096 \\ & 0.089 \end{aligned}$ | 0.01 | $\begin{aligned} & 0.019 \\ & 0.014 \end{aligned}$ | $\begin{aligned} & 0.013 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & 0.51 \\ & 0.49 \end{aligned}$ | $\begin{aligned} & 0.30 \\ & 0.29 \end{aligned}$ | 0.05 | $\begin{aligned} & 0.419 \\ & 0.394 \end{aligned}$ | 0.055 | $\begin{aligned} & 0.043 \\ & 0.016 \end{aligned}$ | $\begin{aligned} & 0.043 \\ & 0.039 \end{aligned}$ | 0.01 | 0.01 | 0.004 | $\begin{aligned} & 0.035 \\ & 0.016 \end{aligned}$ | $0^{\circ}$ |

Note

1. Plastic or metal protrusions of 0.15 mm ( 0.006 inch ) maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |
| SOT163-1 | 075E04 | MS-013 |  | $\bigcirc$ | $\begin{aligned} & -99-12-27 \\ & 03-02-19 \end{aligned}$ |

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state


DIMENSIONS (mm are the original dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | Q | v | w | y | $\mathbf{Z}^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2 | $\begin{aligned} & 0.21 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 1.80 \\ & 1.65 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.38 \\ & 0.25 \end{aligned}$ | $\begin{aligned} & \hline 0.20 \\ & 0.09 \end{aligned}$ | $\begin{aligned} & \hline 7.4 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 5.4 \\ & 5.2 \end{aligned}$ | 0.65 | $\begin{aligned} & 7.9 \\ & 7.6 \end{aligned}$ | 1.25 | $\begin{aligned} & \hline 1.03 \\ & 0.63 \end{aligned}$ | $\begin{aligned} & 0.9 \\ & 0.7 \end{aligned}$ | 0.2 | 0.13 | 0.1 | $\begin{aligned} & 0.9 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 8^{\circ} \\ & 0^{\circ} \end{aligned}$ |

Note

1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |
| SOT339-1 |  | MO-150 |  | $\square$ @ | $\begin{aligned} & 99-12-27 \\ & 03-02-19 \end{aligned}$ |

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state


DIMENSIONS (mm are the original dimensions)

| UNIT | $\begin{gathered} \text { A } \\ \max . \end{gathered}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $\mathrm{D}^{(1)}$ | $E^{(2)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $\mathrm{L}_{\mathrm{p}}$ | Q | v | w | y | $Z^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.1 | $\begin{aligned} & 0.15 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & \hline 0.95 \\ & 0.80 \end{aligned}$ | 0.25 | $\begin{aligned} & \hline 0.30 \\ & 0.19 \end{aligned}$ | $\begin{aligned} & 0.2 \\ & 0.1 \end{aligned}$ | $6.6$ | $\begin{aligned} & 4.5 \\ & 4.3 \end{aligned}$ | 0.65 | $\begin{aligned} & 6.6 \\ & 6.2 \end{aligned}$ | 1 | $\begin{aligned} & \hline 0.75 \\ & 0.50 \end{aligned}$ | $\begin{aligned} & \hline 0.4 \\ & 0.3 \end{aligned}$ | 0.2 | 0.13 | 0.1 | $\begin{aligned} & \hline 0.5 \\ & 0.2 \end{aligned}$ | $8^{\circ}$ 0 |

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |
| SOT360-1 |  | MO-153 |  | $\square$ ¢ | $\begin{gathered} -99-12-27 \\ 03-02-19 \end{gathered}$ |

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body $2.5 \times 4.5 \times 0.85 \mathrm{~mm}$

SOT764-1


Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |
| SOT764-1 | --- | MO-241 | -- - | $\square$ (®) | $\begin{aligned} & 02-10-17 \\ & 03-01-27 \end{aligned}$ |

# Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state 

## SOLDERING

## Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

## Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.
Typical reflow peak temperatures range from
215 to $250^{\circ} \mathrm{C}$. The top-surface temperature of the packages should preferably be kept:

- below $220^{\circ} \mathrm{C}$ for all the BGA packages and packages with a thickness $\geq 2.5 \mathrm{~mm}$ and packages with a thickness $<2.5 \mathrm{~mm}$ and a volume $\geq 350 \mathrm{~mm}^{3}$ so called thick/large packages
- below $235^{\circ} \mathrm{C}$ for packages with a thickness $<2.5 \mathrm{~mm}$ and a volume $<350 \mathrm{~mm}^{3}$ so called small/thin packages.


## Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
- larger than or equal to 1.27 mm , the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
- smaller than 1.27 mm , the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.
The footprint must incorporate solder thieves at the downstream end.
- For packages with leads on four sides, the footprint must be placed at a $45^{\circ}$ angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at $250^{\circ} \mathrm{C}$.
A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage ( 24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300^{\circ} \mathrm{C}$.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and $320^{\circ} \mathrm{C}$.

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

Suitability of surface mount IC packages for wave and reflow soldering methods

| PACKAGE ${ }^{(1)}$ | SOLDERING METHOD |  |
| :--- | :--- | :--- |
|  | WAVE | REFLOW $^{(2)}$ |
| BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA | not suitable | suitable |
| DHVQFN, HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, | not suitable ${ }^{(3)}$ | suitable |
| HTSSOP, HVQFN, HVSON, SMS | suitable | suitable |
| PLCC(4), SO, SOJ | not recommended(4)(5) | suitable |
| LQFP, QFP, TQFP | not recommended ${ }^{(6)}$ | suitable |
| SSOP, TSSOP, VSO, VSSOP |  |  |

## Notes

1. For more detailed information on the BGA packages refer to the "(LF)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
4. If wave soldering is considered, then the package must be placed at a $45^{\circ}$ angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm .
6. Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm .

# Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state 

## DATA SHEET STATUS

| LEVEL | DATA SHEET STATUS ${ }^{(1)}$ | PRODUCT STATUS ${ }^{(2)(3)}$ | DEFINITION |
| :---: | :---: | :---: | :---: |
| I | Objective data | Development | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. |
| II | Preliminary data | Qualification | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. |
| III | Product data | Production | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). |

## Notes

1. Please consult the most recently issued data sheet before initiating or completing a design.
2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## DEFINITIONS

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## DISCLAIMERS

Life support applications - These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes - Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

# Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state 

## NOTES

# Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state 

## NOTES

# Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state 

## NOTES

## Philips Semiconductors - a worldwide company

## Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 402724825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.


[^0]:    $\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}} \geq 2.7 \mathrm{~V}$.
    $\mathrm{V}_{\mathrm{M}}=0.5 \mathrm{~V}_{\mathrm{CC}}$ at $\mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$.
    $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ are the typical output voltage drop that occur with the output load.

